1. INTRODUCTION The objective of the real-time 9-bit grayscale RTIR project is to develop a reliable prototype infrared (IR) test set for the use in calibration and testing of IR systems, including built in test to ensure the real-time reliability of IR sensing systems. The result of RTIR project will support the surveillance, and guidance applications throughout the Navy, such as Navy missile simulation systems. The potential of RTIR as builtin-test-equipment (BITE) is to reduce the number of test systems in the maintenance chain for IR sensors, thus lowering the overall system cost of operation (e.g. retargeting).
An IR scene IC has been constructed that can accurately reproduce real-time, static or dynamic infrared images which utilizes standard silicon-based micromachining techniques to provide a solution that promise to be inexpensive, easily use and maintain. The IC consists of a data input block, address write control, pixel-specific electronics including a microheater suspend over a micromachined cavity in the silicon substrate. The display IC consists of an array of 128 x 128 resistive emitters arranged as a 16 element analog write by 1024. The pixel cell power dynamic range is maximized at ImA of input current and its designed to achieve 9 bits of write accuracy. The Thermal Pixel Array (TPA) elements have response times less than a millisecond making them suitable for real-time scene simulation.
An IR scene generator is not unique [l, 2, 3, 4, 51, however, its fabrication on monolithic silicon substrate utilizing a standard commercial IC process is a first. Other researchers have produced other integrated solutions, but their success has depended on specialized processing techniques, which adds significantly to the cost of production. CMOS/MEMS technology is used as a technique to thermally isolated infrared emitter microstructure from substrate electronics. The 1.2 micron Supertex (Orbit) CMOS BULK process was selected to fabricate the array of electronically addressable 40 x 40 microns emitter elements (Fig. 1) The micromachined cavity is constructed by using a silicon etchant that undercuts the desired pattern in the silicon substrate,-while leaving it electrically connected to create a suspended structure/micro-heater (Fig. 2 ) [6]. This pattern is created by patterning and plasma etching silicon dioxide thereby exposing the substrate silicon of the CMOS chip. The exposed silicon is then exposed to a Tetra-methyl ammonium hydroxide (TMAH) solution, an anisotropic silicon etchant. This paper begins with the RTIR system architecture overview in section two. Section three describes the write timing. Sections four, five and six describe the three key circuit blocks of the system. Accuracy performance factors are described in section seven.
SYSTEM ARCHlTECTURE OVERVIEW
The system architecture consists of the following key components (Fig. 3) : analog column multiplexer (data inputs), digital row decoder, and an array of heater elements surrounded by the pixel-specific electronics that allow for rapid loading and retention of data. The pixel information is written using a 16-element word. Each of the 16 column banks consists of a 1 :8 column decoder. A Single word write will send data to one of the 8 outputs of each of the 16 column decoders (banks). Input data (DO ... D15) are a 0-lmA differential current. The input data are steered through a 1:8 transmission gate analog multiplexer to one of 8 outputs with three LSB address bits. A 1 : 128 digital row decoder provides selection with the seven MSB address bits. The pixel cell contains a resistive heater element (or infrared emitter) and a storage capacitor, pixel drive transistors and switches. The user digitally specifies a specific row and column and then writes a pixel current to the desired cell via the analog mux. The infrared pixel array IC is designed for used in conjunction with a computer, or with a specific electronic controller, which is designed to service or update real-time images. The computer, sends gray scale scene data to the pixel array in the form of currents, which the IR pixel array displays as a gray scale image. The computer controls digital row and column address lines as well as writes analog inputs via DAC to the RTIR IC. The current magnitude reflects the desired IR intensity of the pixel element thereby achieving the gray scale levels. After writing to the pixel, the desired voltage is stored dynamically for greater than 1 Omsec with less than 0.1 YO droop producing the desired IR pixel intensity while the remaining pixels are updated .
WRITE TIMING
The entire array is designed to refresh at lOOHz resulting in a 16 elements word write time of less than &sec. The write enable (WE) must be valid for 1.8pec to ensure accurate settling. The write enable is applied IOOnsec after the application of Address and Data, and removed lOOnsec prior to the removal of Address and Data. The Analog Data must be held valid while WE is true and Data is assumed to be "latched" on the trailing edge of WE. This write procedure ensures that only the desired cells are being modified. The column selection is removed prior to row selection to avoid charge injection into the pixel capacitor as the column selection switch is being turned off.
COLUMN DECODER (ANALOG MUX)
To reduce write times, decoder area, and decoder routing complexity, the 128 actual pixel columns have been segmented into 16 'banks', each 8 pixels wide. The column decoder is a 1:s decoder made of NMOS transmission gates (Fig 4.) which are suitable for passing current unidirectionally. The analog decoder accepts a current input and delivers it to one of 8 output ports. The size of the NMOS transistor is optimized to reduce the delay while using minimal area. The write circuitry consists of a dynamic current mirror with the input "MOS diode" present in each column and the mirror transistors present in each pixel. The input current for each of the 16 banks is then steered to a column current mirror diode, and the desired current is then mirrored in the pixel element. The dynamic mirror has the advantages of storing a voltage on the gate to source, which . In addition, the gate to source capacitance need not be linear and 128 different column pixels are supported by each column write diode. The dual path analog mux is a pair of standard tree-decoder -with a dedicated current return path (i.e. dedicated input to output current path) -that has one active output and input connection with all other pathways in the high impedance state (see pixel write mechanism in Fig.   8 ).
ROW DECODER
The 1:128 digital transmission gate decoder provides row selection. Decoding is followed by a NAND gate and row driver. The NAND gate shown in Fig. 5 allows WE to gate the row selection to control write timing. Two 1 :64 decoders are combined with a 1 :2 decoder-having to achieve the 1 : 128 decoder. Each 1 :64 decoder utilizes two different versions of the 1:8 decoder, one being the logical complement of the other. The input of the 112 decoder (Fig. 5 ) is connected to ground and inverted to a "I" by inverters between the 1:s decoders inside the 1:64 decoder block. Inverters were placed between stage of the decoders to optimize decoding delay. One version of the 1 :2 decoder (Fig 6. ) is used for the 1" t o dh levels of the decoder with one of the inputs permanently connected to vd-d. The second version of the 1:2 decoder (Fig. 7) is used for the 5th to 7th levels of the 1:8 decoder, which The 1 : 128 digital transmission gate decoder provides row selection. Decoding is followed by a NAND capacitor was designed as large as the wiring area allowed to minimize the droop over time. Fig. 8 shows the schematic of the pixel cell along with the layout (Fig. 9) . The two row write switches were included to provide the write through return path to eliminate power supply bow effects providing local referencing of the stored analog information.
ACCURACY PERFORMANCE FACTORS
The operational temperature dependencies of the resistor, process variations in the pixel resistor values and power supply droop or sag are some of the many factors that can affect the write performance and accuracy. To improve accuracy it is essential that ground plane bow be minimized.
f R loss in the ground plane is minimized by increasing R and in turn reducing I. Equation (1) Fig. 5 allows WE to gate the row selection to control write timing. Two 1:64 decoders are combined with a 1:2 decoder-having to achieve the 1:128 decoder. Each 1:64 decoder utilizes two different versions of the 1:8 decoder, one being the logical complement of the other. The input of the 1 :2 decoder (Fig.  5) is connected to ground and inverted to a "1" by inverters between the 1:s decoders inside the 1:64 decoder block. Inverters were placed between stage of the decoders to optimize decoding dehr. One version of the 1:2 decoder (Fig. 6) is used for the 1 to 4th levels of the decoder with one of the inputs permanently connected to \&d_d. The second version of the 1:2 decoder (Fig. 7) is used for the 3h to T" levels of the 1 :8 decoder, which connects one of the inputs to digital ground (vsr-d) permanently. The purpose of having two different decoders is to allow for the existence of an optimizing delay inverter between the 4h and 9 ' layer. The row switches are turned on when both the V% and row decoder output are true. A Super buffer is added at the output of the NAND gate to drive the 128 pixels. Solving for &,, in (4), the heater element resistance is set by the process and the required current. As a result the pixel resistor must be maximized while not exceeding the transistor's avalanche voltage. The Pixel resistor (R& of 15K ohms along with the 60dB dynamic range objectives demands pixel current sink output resistance in excess of 30Meg ohms. While cell storage capacitance must be greater than 240fFd for purpose of suppressing thermal noise, a poly1 to poly2 llOOfFd hold capacitor is used to minimize droop. This memory storage element is repeated 16,384 times while providing an accuracy of 0.1% through a combination of current design calibration and pre-distortion of input data. The current must be held accurate in 1 part per 1000 for more than 10msec. To minimize the droop over time, a diode is added to the pixel element (Fig. 10) to compensate for the parasitic diode leakage of the switch. The compensation PN diode is made from half of a PMOS transistor (body diode) with VDbias applied externally. All analog information must be pre-distorted to ensure pixel display of 9 bit gray scale linearity.
SUMMARY
The real-time infrared (RTIR) IC is a joint project developed by SPAWAR System Center, Oklahoma State University, and TITAN Systems Corporation. The 128 x 128 scene generator RTIR IC architecture has been described with each key component discussed. A MEMS device, the TPA, is produced using state-of-the-art CMOS technology with post CMOS process etching. The RTIR system provides a low-cost yet high fidelity alternative to traditional test facilities. RTIR offers the real-time dynamic thermal scene generation of target(s) againstfin background scenes for viewing by current and future IR sensors. The project goal is to utilize the Micro Electromechanical Systems (MEMS) along with a standard commercial silicon CMOS-based technology to develop a low cost, compact, portable and yet rugged IR scene generator. The IR array on 14 x 14 mm die 
